Capacitance Based Low Power ALU Design and Implementation on 28nm FPGA

نویسندگان

  • Bishwajeet Pandey
  • Jyotsana Yadav
  • Deepa Singh
  • Viswam Parthiban
چکیده

In this work, capacitance and technology scaling is used for further reduction in IOs power. On 40nm technology and 10 GHz operating frequency, there is 4.59%, 9.38%, 13.97% and 18.76% reduction in IOs power when capacitance change from 5pF to 4pF, 3pF, 2pF and 1pF respectively. On 28nm technology and 10 GHz operating frequency, there is 5.54%, 11.32%, 16.86%, and 20.72% reduction in IOs power when capacitance changes from 5pF to 4pF, 3pF, 2pF and 1pF respectively. There is 17.16% and 17.99% reduction in power on 5pF and 4pF capacitance respectively on 10 GHz. There is 18.94%, 19.95% and 19.16% reduction in power on 3pF, 2pF and 1pF capacitance respectively on 10GHz. Target Device is Virtex-6 for 40nm and Artix-7 for 28nm.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

FPGA Implementation of JPEG and JPEG2000-Based Dynamic Partial Reconfiguration on SOC for Remote Sensing Satellite On-Board Processing

This paper presents the design procedure and implementation results of a proposed hardware which performs different satellite Image compressions using FPGA Xilinx board. First, the method is described and then VHDL code is written and synthesized by ISE software of Xilinx Company. The results show that it is easy and useful to design, develop and implement the hardware image compressor using ne...

متن کامل

FPGA Implementation of a Hammerstein Based Digital Predistorter for Linearizing RF Power Amplifiers with Memory Effects

Power amplifiers (PAs) are inherently nonlinear elements and digital predistortion is a highly cost-effective approach to linearize them. Although most existing architectures assume that the PA has a memoryless nonlinearity, memory effects of the PAs in many applications ,such as wideband code-division multiple access (WCDMA) or orthogonal frequency-division multiplexing (OFDM), can no longer b...

متن کامل

FPGA Based Low Power DES Algorithm Design and Implementation using HTML Technology

In this particular work, we have done power analysis of DES algorithm implemented on 28nm FPGA using HTML (H-HSUL, T-TTL, M-MOBILE_DDR, L-LVCMOS) technology. In this research, we have used high performance software Xilinx ISE where we have selected four different IO Standards i.e. MOBILE_DDR, HSUL_12, LVTTL and LVCMOS (LVCMOS_15, LVCMOS_18, LVCMOS_25 and LVCMOS_33). We have done power analysis ...

متن کامل

Optimized Design of Multiplexor by Quantum-dot CellularAutomata

Quantum-dot Cellular Automata (QCA) has low power consumption and high density and regularity. QCA widely supports the new devices designed for nanotechnology. Application of QCA technology as an alternative method for CMOS technology on nano-scale shows a promising future. This paper presents successful designing, layout and analysis of Multiplexer with a new structure in QCA technique. In thi...

متن کامل

Design and Implementation of Digital Demodulator for Frequency Modulated CW Radar (RESEARCH NOTE)

Radar Signal Processing has been an interesting area of research for realization of programmable digital signal processor using VLSI design techniques. Digital Signal Processing (DSP) algorithms have been an integral design methodology for implementation of high speed application specific real-time systems especially for high resolution radar. CORDIC algorithm, in recent times, is turned out to...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2013